


Embedded Application Architecture design

EP-ATR

Paul Le Guernic, Thierry Gautier
IRISA/INRIA EP-ATR Project


Polychrony

- Real time and embedded system design



The core model

Synchronized data flow



Contents

- Synchrony vs a-synchrony
- Signal flow model (Relational level)
- Designing with Signal
- Polychrony: functionalities

Synchrony vs A-synchrony

- Process composition

- **A-synchronous**: processes are driven by different a-synchronized clocks, each progressing at its own pace
- **Synchronised**: some implicit or explicit synchronization rules are introduced (relations on communications) **CCS**
- **Synchronous**: processes are driven by a single global clock such that an “atomic” action is activated at each tick **SCCS**

Synchrony vs A-synchrony


● Communication

- **A-synchronous**: asynchronous interaction indicates the fact that data transfer between processes may take **unbounded** amount of time and may need **unbounded** amount of memory to hold sent and unreceived values (*interaction points in ESTELLE*)
- **Synchronized**: some implicit or explicit synchronization rules are introduced: bounded FIFO
- **Synchronous**: Communication occurs in a fixed number of ticks of each participant (*RdV, signal in VHDL, Lustre, Signal including windows, StateMate,...*)

Synchrony vs A-synchrony

Virtual discrete time abstraction

- High Level: Virtual discrete time




Reals \rightarrow **F**loats

Synchrony vs A-synchrony

Relating virtual discrete time to real time

- Consistency of synchronous hypothesis



- **Bounded number** of internal actions ●

- Lustre, Esterel, Signal: no instantaneous while

- Checking: Needs actual target architecture

Synchrony vs A-synchrony

Some synchronous languages

Models

● $S_{t+1} = F_s(S_t, X_t)$ $O_{t+1} = F_s(S_t, X_t)$

- VHDL Synopsis, ...
- STATEMATE ILogix

● $S_{t+1} = F_s(S_t, X_t)$ $O_t = F_s(S_t, X_t)$

- Esterel
- Lustre Scade Telelogic
- Signal Sildex TNI
- Silage

Signal

a language for the core model

Fundamental relation

$$X ::= Y$$

In this process, for all flows, X and Y have

- the same **discrete clock**
- the same **sequence of values**


⇒ **Communications are synchronous** in discrete clock

Synchronization can be relaxed

Signal flow model

Relational level


- A signal:
 - **a name**
 - **a discrete clock:** a discrete total order, the set of instants
 - **a sequence of values:** a value associated with each instant




Signal flow model

Relational level

- A flow:
 - a set of signals with distinct names




- Using \perp to represent absence: events



Signal flow model

Relational level

- Traces and flow:
 - a flow is a compacted trace (silent events removed)




Signal flow model

Relational level

- Process:
 - a set of flows: a relation between a set of variables, i.e., a specification

Each value received in X is sent to Y



Signal flow model

Monochronous functions

$$Z ::= X + Y$$

$$\forall t \geq 0 \quad Z_t = X_t + Y_t$$

X ,Y and Z have the same **discrete clock: monochronous**
the **sequence of values** of Z is the one to one extension of the
addition operator

Signal flow model “State” function

$Y ::= X \$ 1 \text{ init } v_0$

$$\forall t > 0 \ Y_t = X_{t-1}$$
$$Y_0 = v_0$$

X and Y have the same **discrete clock**
the **sequence of values** of Y is the right-shifted sequence of values of X (y_0 is its first value)

$Y ::= X \$ Z \text{ init } V_0$


X and Y and Z have the same **discrete clock**
Z is a bounded integer signal (N the bound)
 V_0 is a vector of N elements

Signal flow model

Process composition

$P_1 \mid P_2$

The set of flows that satisfy both P1 and P2




⇒ Synchronisation results from common signal name
composition is **asynchronous** (or more exactly, truly parallel)

$X ::= Y$
 $| Z ::= U$

Has 2 distinct, mutually unconstrained clocks


Signal flow model

Variable abstraction



Signal flow model


Signal extraction



$$X ::= Y \text{ when } C$$

X	v_0	\perp	\perp	\perp	v_3	\perp	v_4
Y	v_0	v_1	\perp	v_2	v_3	\perp	v_4
C	\bullet	\bullet	\bullet	\bullet	\bullet	\bullet	\bullet
	T	F	T	\perp	T	F	T


Polychrony: five clocks
 3 basic
 an endochronous subset
 + Clock constraints



Signal flow model

Boolean/clock basic relations

$$C ::= \text{LeftPresent}(x,y)$$



Y
X
C

w_0	\perp	w_1	\perp	w_2	\perp	w_3
●	●	●	●	●	●	●
v_0	v_1	\perp	v_2	v_3	v_4	\perp
T	T	F	T	T	T	F

One can then define the event clock of X

as

$$H ::= \text{LeftPresent}(X,X)$$


$$H ::= \wedge X$$

Signal flow model

Example: default definition

$$Z ::= X \text{ default } Y$$

Can be used to specify
prioritised scheduling


$$\begin{aligned} &(| X ::= Z \text{ when } C \\ &| Y ::= Z \text{ when not } C \\ &| C ::= \text{LeftPresent}(X, Y) \\ &| Z \hat{=} C |) / C \end{aligned}$$


Where $Z \hat{=} C$ (Z and C have the same clock) is defined as

$$\begin{aligned} &(| D ::= \text{LeftPresent}(Z, C) \\ &| D ::= \text{LeftPresent}(C, Z) |) / D \end{aligned}$$

Signal flow model

an asynchronous/synchronous interface




```

(|write :=: CELL when ^write
 | read :=: CELL when ^read
 | CELL :=: (CELL $ 1 init v) when not LeftPresent(write, read)
 | CELL ^= (^write) default (^read) |)/CELL

```

write and read have **two independent discrete clocks**



Signal flow model Plant specification

- Asynchronous behaviour can be described
- Non deterministic input-output behaviour ?

```
(| N ::= (N$1 init 0) +1  
| OUT ::= N when ^OUT  
|)/ N
```

N has a discrete clock which is not visible outside
⇒ OUT holds any increasing sequence of integers

Signal flow model

Back to as/s interface

- An interface must be defined between the synchronous program and its (a)synchronous context
- **Esterel, Stateate:**
 - no way to specify environment behaviour properties in a system (may only be documentary)
 - \Rightarrow standard implicit interface to detect signal occurrences
- **Signal:**
 - one can specify abstract properties on environment (x and y exclusive,... any signal program)
 - \Rightarrow interface is implemented as a specific protocol
 - \Rightarrow **behaviour can be defined s.t. it remains independent of implementation architecture: endochrony**

Signal flow model

Back to as/s interface

- Let a property such that if $x \geq 0$ then y is present
 - Esterel, Statemate: one could have a contradiction (Scade) due to global a priori sampling of inputs
 - Signal: after getting x and knowing that x is positive then we will eventually get y
 - but when x is not positive or is absent what about y ?

To answer this question in a coherent way independently of implementation architecture, y is associated with an explicit boolean clock, that can be shared by different signals

Clock calculus

- Functions:

- Structures the control of application
- Solves synchronization constraints

- Based on:

- $[C]^+ [\text{not } C] = C$, $[C]^* [\text{not } C] = 0$
- Returns a forest of clock hierarchies
- Uses BDD package (Berkeley, Sigali)

Signal flow model


Clock system

- **A clock system** on a process P defined on the variable set A is a function $\text{clk}: A \rightarrow A \cup \{\varepsilon, \bullet\}$ satisfying: for any flow F in P and variable x belonging to A $\text{clk}(x) \neq \varepsilon$ implies that x is present in an event of F if and only if $\text{clk}(x)$ is true in this event (\bullet represents the fastest clock)
- A clock system on a process P is endochronous if and only if $\text{clk}(A) = A \cup \{\bullet\}$

Signal flow model


Clock system: example

(| N ::= (N\$1 init 0) +1
| OUT ::= N when ^OUT |)



Endochronous completion

(| N ::= (N\$1 init 0) +1
| OUT ::= N when ^OUT
| C ::= LeftPresent(OUT,N) |)



Signal flow model

Clock system: Compiler

- The “clock calculus” solves clock equations to get the maximal endochronous sub systems
- It generates a proof obligation when it fails to solve a constraint

$C ::= x > 0$
$C ::= \wedge C$

Needs to prove that $x \leq 0$ never occurs

Signal flow model

Clock system: Compiler

- **Clock system** is the fundamental tool for many transformations
 - A function adds supplementary boolean variables to get an endochronous system
 - a function computes the clock abstraction of a process (the clock system of its interface)
 - the structure of the clock system can be used for task generation


Signal flow model

Clock system: some available functions

- supplementary boolean variables to get an endochronous system
- Flattening expansion: hierarchy of clocks is reduced to one level ($\text{clock}(\text{clock}(x)) = \bullet$)
- clock abstraction of a process (the clock system of its interface)

Signal flow model

Refinement with Clock system



Designing with Signal partial order definition

- **Needed: some behavioural aspects**


$$X \xrightarrow{h} Y$$

- **Definition of**

$$Z := X$$

$$Z ::= X \mid X \xrightarrow{\wedge X} Y$$

$$Z := X \text{ default } Y$$



Designing with Signal Graph properties

- Sequence

$$X_1 \xrightarrow{h_1} X_2 \xrightarrow{h_2} X_3$$

$$X_1 \xrightarrow{h_1 \text{ when } h_2} X_3$$

- parallel

$$X_1 \begin{array}{c} \xrightarrow{h_1} \\ \xrightarrow{h_2} \end{array} X_2$$

$$X_1 \xrightarrow{h_1 \text{ default } h_2} X_2$$

Designing with Signal Graph properties

- **Circuit detection**

$$\mathbf{X}_1 \xrightarrow{\mathbf{h}} \mathbf{X}_1$$

- **Process abstraction:** on external signals

- Clock equation
- Graph abstraction

- **Optimizations**

- needed clock
- assignment clock
- modification clock

Polychrony

Some functionalities

State transformations



- Event/Boolean conversion
- Modifying interface for event signals
- Flattening expansion: hierarchy of clocks is reduced to one level
- Boolean State variables: defined at the master clock
- Cycle detection

Graph normalization

- **Function:**
 - Unifying signal defined by the same expression
 - Solving constraints
- **Based on:**
 - Rewriting of Boolean signal expressions

RETIMING

- Minimization of the state variables
- Solving constraints
 - UPSTREAM retiming
 - DOWNSTREAM retiming**



PARTITIONING

- User partitioning
- Input directed partitioning
- **Output directed partitioning**
- Control/Calculation partitioning
- State variable/other signals partitioning

USER PARTITIONING

Reorganization

- Using PRAGMA: RunOn
- Method returns
 - a set of subgraphs using the value of the pragma
 - Clocks are assigned to subgraphs
 - The interface of each subgraph is built

I/O directed PARTITIONING

Reorganization

- Definition:

- X, Y are in the same set iff they depend on the same inputs

- A Program P is rewritten in

- $(((P1 \mid P2 \mid \dots \mid Pn) \mid SCHEDULER()))$

- How?:

- a set of subgraphs is built, clocks are assigned to subgraphs, interface of each subgraph is built
- The graph of the node calls is built: SCHEDULER

CONTROL/CALCULATION partitioning

Reorganization

- A Program P is rewritten in
 - $(| P_{\text{control}}() | P_{\text{calculations}}() |)$
 - P_{control} : contains clocks and boolean definitions
 - $P_{\text{calculations}}$: contains numerical definitions
- How?:
 - Two subgraphs are built according on types of signals
 - Clocks are assigned to subgraphs
 - The interface of each subgraph is built
 - The graph of the node calls is built

STATES/OTHERS Partitioning

Reorganization

- A Program P is rewritten in
 - $(| P_states() | P_others() |)$
 - P_states : contains memorizations definitions
 - P_others : contains others definitions
- How?:
 - Two subgraphs are built according on the criterion
 - Clocks are assigned to subgraphs
 - The interface of each subgraph is built
 - The graph of the node calls is built

INTERFACE SYNTHESIS

Abstraction

- IO dependences
 - Transitive Closure reduced to I/O
 $X \dashrightarrow Y$ at Hi
- Clocks Projection
 - I/O signal clocks
 - I/O Dependence clocks

OPTIMIZATIONS

Optimizations


- Multiplexing delayed variables
 - $(| ZX := X \$ 1 | ZZX := ZX \$ 1 |)$
can be implemented using an array of 3 elements without copy
- Multiplexing by signal aggregation
 - $x := y$ when c
 - x and y can be implemented in one variable

OPTIMIZATIONS

Optimizations

- Using clock calculus
 - Exclusive clocks
 - Utility clock of signals
 - Assignment clock of signals
 - Modification clock of signals



CODE GENERATION



Formal Verification

- Sigali and automata
 - Translation automata CADP
 - Studying correspondence
Sigali μ -calculus


Codesign regular/irregular



- Temporal Interpretation
 - P a program
 - A a model of target architecture
 - Set of generators
 - we define $T_A(P)$ model of time consumption of P on A
 - Simulator $P | T_A(P)$
- Verification of duration constraints
 - max-plus Algebra

- Hardware synthesis

- Interpretation of absence as *don't care*
- Clock synthesis
- Exploitation of exclusions (clock calculus)



Perspectives

- à la GNU-licensed version of Polychrony
- Software architecture
- Static properties
 - abstract interpretation (intervals in BDD)
- Validation
 - validation of each transformation
 - verification of the trace of their application
- Test generation
 - using controller synthesis techniques

Complements

December 1, 2000



Acotris

54

INTERFACE SYNTHESIS

:example

Abstraction

```
process PX=  
  ( ? integer a, b, e;  
    boolean c;  
    ! integer y )  
  ( | a  $\wedge$  b  
    | e  $\wedge$  when d  $\wedge$  c  
    | d := a > b  
    | y := e when c when d | )  
  where boolean d;  
end
```

```
process PX_ABSTRACT =  
  ( ? integer a, b, e;  
    boolean c;  
    ! integer y;  
    boolean d;  
  )  
  spec ( | ( | a  $\rightarrow$  e  
            | b  $\rightarrow$  e  
            | a  $\rightarrow$  c  
            | b  $\rightarrow$  c  
            | a  $\rightarrow$  y  
            | b  $\rightarrow$  y  
            | e  $\rightarrow$  y  
            | c  $\rightarrow$  y  
            | a  $\rightarrow$  d  
            | b  $\rightarrow$  d  
          | ( | a  $\wedge$  b  $\wedge$  d  
              | when d  $\wedge$  e  $\wedge$  c  
              | when c  $\wedge$  y  
            | )  
        )  
end  
*PX_ABSTRACT*;
```

{a,b,d}

|

[d] {e, c}

|

[c] {y}

d becomes an output


Signal flow model

De-synchronised functions

$$Z ::= X \sim+ Y$$



An **asynchronous** (triggered) version of
is defined as

$$Z ::= X + Y$$




Signal flow model

an asynchronous/synchronous interface




Synchronicity in a single task



Signal: x and y are independent

Lustre: x and y are always synchronous

Statecharts: x_{t+1} and y_{t+1} are simultaneous when this action belongs to a fired transition




Signal: x and y are synchronous

Lustre: x and y are always synchronous

Statecharts: x_{t+1} and y_{t+1} are simultaneous when this action belongs to a fired transition
(but with a different value)


Synchronicity in multiple task



Signal: x and y are independent

Lustre: x and y are independent

Statecharts: x and y are independent




Signal: x and y are synchronous

Lustre: x and y are synchronous

Statecharts: x_{t+1} and y_{t+1} are simultaneous when this action belongs to a fired distributed transition (but with a different value)

Relax Synchronicity when needed



Signal: x and y are no more synchronous but the flow semantics is preserved

Lustre: cannot be described

StateChart: ?